youmuliu/stgsharp
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Daily update on 20260312-004950 by Nitload Youmu. Additional Message : use one single index mux as replacement of two slab allocators for L4.

Browse Source 
Signed-off-by: Nitload <YoumuLiu_NSI@whv0t.onmicrosoft.com>
This commit is contained in:
Nitload
2026-03-12 00:49:50 +08:00
parent 9b5dfec9d5
commit 0c1887d8f8
7 changed files with 197 additions and 88 deletions
Download Patch File Download Diff File Expand all files Collapse all files
StgSharp.Common/HighPerformance/Memory/L4.CacheLine.cs
+7 -6
View File
@@ -2,8 +2,8 @@
// -----------------------------------------------------------------------
// file="L4.CacheLine"
// Project: StgSharp
// AuthorGroup: Nitload
// Copyright (c) Nitload. All rights reserved.
// AuthorGroup: Nitload Space
// Copyright (c) Nitload Space. All rights reserved.
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
@@ -63,15 +63,16 @@ namespace StgSharp.HighPerformance.Memory
}
[StructLayout(LayoutKind.Sequential)]
[StructLayout(LayoutKind.Sequential, Pack = 16)]
private unsafe struct CacheLineHead
{
internal CacheLineHead* _next;
internal CacheLineHead* _prev;
internal int _level;
internal int _id;
internal int _refCount;
internal long _profile;
internal nuint _address;
internal nuint _origin;
}